module dff(

input 	wire clk,
input    wire  d,
output 	reg	q);

reg			q;
always @(posedge clk)
begin
	q <= d;
end

endmodule
